This work presents a power efficient QRS detection processor with self-adjustable processing resolution. As reducing the resolution of electrocardiogram (ECG) data in certain degree has little effect on the detection accuracy but helps cut down the calculation power, a total of eight processing resolutions are supported in the processor, which can bring different levels of dynamic power reduction. The processing resolution is scaled adaptively based on the QRS detection result to achieve optimized energy efficiency and guarantee acceptable detection performance. The processor is implemented in SMIC 40 nm CMOS technology and has a total area of 5655 um 2 . When tested on MIT-BIH arrhythmia database with 50 MHz operating frequency and 0.9 V voltage supply, its power consumption is 77.7 uW, which is reduced by 27.4% compared to the original processor, while the area is only increased by 6.7%. And it also achieves relatively high detection result, with an average sensitivity of 98.63% and positive prediction of 98.86%.
Introduction
With the increased expenditure in health care, development of health-care system has become faster than ever before. Among the various health-care devices, wireless and wearable systems play an important role as they can provide long term and continuous monitoring of health state and discover diseases in early stages. Electrocardiogram (ECG) is one of the most commonly monitored physiological signals which represents the cardiac state and is widely utilized for disease diagnosis.
Wireless and wearable ECG monitoring systems are usually of limited battery capacity for portability, yet they require long service life for continuous monitoring, which put a strict demand for power efficiency. Since transmission dominates the total power consumption, QRS complex is usually extracted and transmitted as the vital information from ECG signals to reduce transmission power. There are many kinds of QRS complex detection algorithms, such as time domain analysis [1] , wavelet transform (WT) [2] , neural network [3] , hybrid algorithm [4] and so on. WT algorithm is applied in [5, 6] , which shows high detection accuracy and low power consumption. [7] tries to reduce power consumption through lowering the sampling frequency and keep the frequency domain response of the WT algorithm unchanged. But it needs a frequency conversion ADC and multiple clock generators to cooperate with the processor.
Meanwhile, some efforts have also been made in hardware to decrease power consumption. [8] focuses on reducing supply voltage to save power consumption, but the problem is that timing errors may occur as voltage drops. Thus a low bitwidth calculating module is introduced to recover from such errors, and the mechanism is named algorithmic noise-tolerance (ANT). However, the ANT module brings extra logic resources and consumes some power. [9, 10] present another ANT scheme by correcting errors based on prediction, which costs less resource overhead than [8] and also achieves error-resiliency.
In this work, we present the design of a QRS detection processor with adaptive processing resolution scaling to save power consumption. For most cases, the high resolution in sampled ECG signals is usually redundant for QRS detection, thus the scaling aims at lowering the processing resolution to reduce the dynamic power in calculation. Eight scales of processing resolution are supported in the processor to meet for various shapes of ECG signals. And a resolution controller is introduced to adjust the processing resolution, which compares the detected heart rate with normal heart rate range and tunes the resolution accordingly. Experimental results on MIT-BIH arrhythmia database show that the proposed processor can dramatically reduce power consumption and maintain relatively high detection performance.
QRS detection
In the detection of QRS complex, we apply quadratic wavelet transform (QSWT) for its high detection accuracy [11] . The corresponding filter coefficients of QSWT are listed in equation (1) .
Where HðnÞ is the low pass filter and GðnÞ is the high pass filter. We use only the scale-3 detail coefficient for detection as it can filter out noises such as baseline wandering and power interference, and retain most of the QRS complex information. Furthermore, it costs much less computation and hardware resources than multi-scale WT and gains relatively high detection accuracy. The calculation of detail coefficients in scale-3 QSWT without down-sampling is depicted in equation (2) . XðnÞ is the input ECG signal and YðnÞ is the scale-3 detail coefficient. The calculation of YðnÞ requires a convolution with 14 input data.
YðnÞ ¼ HðnÞ Ã Hð2nÞ Ã Gð4nÞ Ã XðnÞ ð 2Þ
Then the processor will recognize the modulus maxima pair from the detail coefficients of scale-3 QSWT and the cross-zero point of the modulus maxima pair corresponds to the R peak. As noises and sudden changes in signal also cause fake modulus maxima pairs that disturb the detection of R peak, a positive threshold (TH P ) and a negative threshold (TH N ) are applied to help filter out these interferences, as shown below.
Where ASPL P is the positive average signal peak level and ANPL P is the positive average noise peak level. ASPL P and ANPL P are estimated based on the 8 most recently detected signal peaks and noise peaks, respectively. And the rules are the same for ASPL N and ANPL N in calculating TH N . β is the weight factor and is set to 0.25 in this work. Once a peak value exceeds TH P or TH N , it is treated as a signal peak, otherwise a noise peak and the thresholds are updated accordingly. Only when the modulus maxima pair exceeds both of the thresholds, the cross-zero point is recognized as a valid R peak.
Resolution scaling
The performance of QRS detection is measured by sensitivity (S e ) and positive prediction ( þ P). They are defined as follows.
Where TP, FN and FP are the number of true-positive, false-negative and falsepositive events, respectively.
In typical ECG sensors, the sampling resolution is usually set relatively high to record ECG signals accurately. But for QRS detection, such high resolution is sometimes redundant, as QRS is generally of much high amplitude than other parts in signal and this difference is supposed to be recognized even with decreased resolution. To estimate the effect of resolution on QRS detection performance, we apply ECG signals from the MIT-BIH database with different processing resolutions for test. The average S e and þ P are shown in Table I .
When the processing resolution is higher than 5-bit, the detection accuracy only drops a little compared to the 11-bit full resolution. But as the resolution continues to drop, both S e and þ P drop and get inferior. This is due to the severe information loss from over-reduced resolution, as some cases shown in Fig. 1 .
It can be observed that when the signal is of high resolution (>5-bit), the characteristics in WT coefficients are almost retained and the shape does not change a lot compared with that of 11-bit signal. But when resolution keeps reducing, different signals reacts differently. Signal in Fig. 1 (a) remains relatively stable with only the small fluctuations partly amplified or eliminated. Whereas signal in Fig. 1(b) is more noisy and some noise peaks are amplified to the same range of QRS complex when resolution is 3-bit, which will interfere with the correct detection. Signal in Fig. 1 (c) has unusually high and sharp P waves [11] and a high level baseline wandering noise, and its QRS complex is of small amplitude. When resolution reduces, some modulus maxima pair of QRS complex vanish in WT coefficients and can not be detected as QRS complex.
Based on the above tests and observations, it is clear that reducing the processing resolution in certain degree has little effect on the detection accuracy. And the reduced resolution is beneficial to the calculation power, for it can eliminate the toggling in the lower bits of data in WT computing and modulus maxima pair comparing. But an improperly low resolution can also cause severe distortion in signal and deteriorate detection performance. In order to achieve optimal power reduction while ensuring signal quality for detection, an adaptive scaling scheme of processing resolution is proposed for the ECG processor, which is highly flexible and can deal with various kinds of ECG signals. The details are illustrated in the next section.
Hardware architecture
The block diagram of the proposed resolution scalable QRS detection processor is shown in Fig. 2 . The processor contains two parts: a detecting module for QRS detection and a resolution controller for processing resolution adjusting. Detecting module keeps delivering the QRS detection result to the controller, and the latter checks whether the result is of normal range and updates the resolution for detecting module. The interaction between these two modules can dynamically scale the processing resolution and make it more adaptive to different signals.
Detecting module
The detecting module includes all the logic for QRS detection and is modified to support adjustable resolution. First, the sampled data is truncated into certain resolution according to the resolution controller. Then scale-3 wavelet transform followed by modulus maxima pair recognition are performed to detect QRS complex.
Resolution controller
The resolution controller takes heart rate as a standard to evaluate the sufficiency of current processing resolution. A preset normal heart rate range is introduced for comparison with the detected heart rate. Once the detected heart rate falls out of the normal range, it is possible that the current truncated signal is over-distorted and causes false positive or false negative detections. Therefore the resolution should be promoted to increase signal resolution. And if successive R peaks with heart rate in normal range are detected, the resolution is gradually decreased for more dynamic power reduction. Three steps are involved to adjust the processing resolution. Firstly, whenever an R peak is detected, a window generator begins to generate a fixed length of window based on the preset boundaries. And a finite state machine (FSM) is applied to reflect the current window state. Secondly a checking part checks whether a new R peak is detected within the window and the checking result is used for resolution adjusting. Thirdly the adjusting module tunes up/down the resolution accordingly.
Generally, an individual's resting heart rate HR rest ranges from 50 to 90 beats per minute (bpm) [12] . But considering that some athletes may have slower heart beats, a lower limit of 40 bpm is considered appropriate. As for the upper limit, the processor supports moderate-level aerobic exercise and the representative heart rate of this intensity of exercise is 150 bpm [13] . So it takes 150 bpm as the upper limit of the normal heart rate. Thus the window opens 0.4 s after an R peak is detected and lasts for 1.1 s. There are three possible cases for the detection of R peak, as shown in Fig. 3 . A new R peak may be detected before the window opens, as shown in Fig. 3(a) , or within the window, as shown in Fig. 3(b) . Also, it is possible that no R peak is detected even when the window has closed, as depicted in Fig. 3(c) .
The checking parts decides the resolution scaling mechanism based on the current QRS detection result and FSM state of the window generator, as shown in Fig. 4 . An R peak counter R_cnt is introduced to count the consecutively detected normal heartbeats and a window counter W_cnt is used to count the intervals between two successive R peaks for heart rate evaluation. Initially, these two counters are reset to zero. The rules are as follows. 1) Once an R peak is detected, the state machine turns to Fast_ HR state and W_cnt starts a new counting. If another R peak is detected before W_cnt counts to 0.4 s, which is 144 samples for 360 Hz sampling rate, it means the current detected heart rate is higher than 150 bpm. And it is likely that the signal is noisy and the processor might have recognized the noise as an R peak. So the checking part informs a promotion in processing resolution. And the FSM stays in this state while W_cnt and R_cnt are all reset.
2) When W_cnt counts to 0.4 s, the state machine turns to Normal_ HR state. If the next R peak is detected in this state, the current detected heart rate is between the normal range of 40 bpm and 150 bpm and thus R_cnt counts up. Then state FSM turns to Fast_ HR state immediately to generate a new window. If R_cnt reaches a certain value (set as 32), the checking part considers the ECG signal as stable and instructs a reduction in processing resolution for more aggressive dynamic power saving.
3) If there is no R peak detected when W_cnt counts to 1.5 s, indicating the heart rate is lower than 40 bpm, the most possible situation is that the amplitude of input data is small and the processor cannot recognize R peaks. Thus the processing resolution is increased immediately. The FSM turns to Slow_ HR state and both R_cnt and W_cnt are reset.
In order to decrease design complexity, the processor only changes the resolution of the last input data. So when the processing resolution changes, the processor needs 14 sampling cycles (0.04 s) to change wavelet filtered result completely. The changing is quick enough because ECG signal usually does not change a lot in such a short time. The processor promotes 2-bit when promoting processing resolution to improve sensitivity. And it reduces 1-bit each time when decreasing resolution. So when the current processing resolution is 4, the processor needs at least 0.8 s to change to full resolution. The adjusting time is short enough to detect the next QRS complex.
Experiment result
The implementation of the processing resolution adjustable ECG processor is based on SMIC 40 nm CMOS process with clock gating technique. The layout photograph and specification are shown in Fig. 5 . An ECG processor using the same algorithm without adaptive processing resolution scaling is also implemented and taken as the baseline processor, which has 3.22k gates. The area of the proposed processor is 6.8% bigger than the baseline. A standard supply voltage 0.9 V and a near-threshold supply voltage 0.5 V are selected as the experiment conditions. And the approximate highest frequency (50 MHz at 0.9 V and 55.6k Hz at 0.5 V) are set as the operating frequency to allow for multiple ECG signals to be processed simultaneously. Table II illustrates the proportion of proposed ECG processor working at each resolution and the corresponding power. The power savings compared with the baseline processor are also presented. We can see that the least processing resolution of 3-bit can save 41.1% power at 0.9 V (16.7% power at 0.5 V) than the baseline, while full resolution will consume 0.1% more power at 0.9 V (3.2% at 0.5 V). The lowest and highest resolution are used most frequently, and in most Fig. 4 . The state machine of heart rate window generator situations, the lower resolution, like 4, 5 and 6-bit is enough for detection. On average, the proposed processor can save 27.4% total power at 0.9 V, and 9% at 0.5 V. When the signal is stable, the proposed processor can save more power. For record 100, the total power saving is 40.7% in 0.9 V and 16.4% in 0.5 V, close to the power saving in 4-bit.
A comparison with previous works of ECG processor is shown in Table III . [8] achieves high power saving of 28% with an area overhead of 32% to support errorresiliency. [9] has a smaller overhead of 5% but also limited power saving of 19%. While our design adds only 6% of area overhead for resolution scaling and the power saving is 27%, which is higher than [9] and close to [8] . Although [7] has higher power savings when signal is down-sampled by 2Â or 3Â, it needs a multiple clock generator to cooperate with the processor, which brings more resources and extra power consumption. While our method is more efficient and flexible as it can also be combined with other algorithms for power reduction.
Besides, as accuracy greater than or equal to 95% is considered desirable, [8] and [9] present their power saving with 95% of S e and þ P. But such detection performance is much lower than conventional methods [5, 6] (!99%). Our work achieves a high S e of 98.63% and þ P of 98.86%, which is comparable to that of [7] and only slightly lower than conventional methods such as [5] . This minor loss in detection performance is considered an acceptable trade-off for power saving.
Conclusion
This work presents a QRS detection processor with scalable processing resolutions from the highest 4-bit to a full resolution of 11-bit. A resolution controller is employed to the processor to adaptively adjust the processing resolution by comparing the subject's heart rate with normal heart rate range. The proposed processor is implemented in SMIC 40 nm CMOS technology, and it shows superior power reduction and high detection performance when tested on MIT-BIH database. Under 50 MHz operating frequency at 0.9 V supply voltage and 57 kHz at near threshold voltage of 0.5 V, the proposed processor's power consumption is reduced by 27.4% and 9.7%, respectively, compared to the baseline ECG processor without resolution scaling. And it also achieves a high S e of 98.63% and þ P of 98.86%. 
